08-15-2018 03:11 PM
I've been trying to implement a PID loop on a labview FPGA board, and my VI won't compile because it's overmapped (see the link below). I'm trying to trigger the PID loop on an external trigger and read the setpoint from the host VI. It seems like the problem is having a control for the gains on the front panel (since it compiles if I replace the control with a constant), but I tried implementing a FIFO for the PID values and was getting the same error. I'm not sure what I can do to optimize my code. Would someone be able to take a look at the attached code?
08-15-2018 03:15 PM
08-15-2018 04:09 PM
What GerdW said.
This white paper by Xilinx shows that it's usually a 5x to 10x improvement moving to FXP.