Real-Time Measurement and Control

cancel
Showing results for 
Search instead for 
Did you mean: 

Has any one else gotten a -61072 error code?

Solved!
Go to solution

I am using read/write controls and I keep getting -61702.

0 Kudos
Message 1 of 11
(5,189 Views)

Militem,

   I need some more information on the issue. What kind of hardware are you using? Which read/write controls? Which driver version?

Can you attach a screenshot of your code as well as a screenshot of the error?

-Ben James

Ben J.
National Instruments
Applications Engineer
0 Kudos
Message 2 of 11
(5,170 Views)

Ben James

I am using a 7830r funning on LV 2009.  I'm using both Memory and FIFO.  I'm using Memory to store a 2D array of 1 and 0's that act as a sequence to be read out line by line (or memory address by address) and repeat a specific number of times.  I have attached 3 screenshots each for the FPGA and Host code, as well as the error.

Thanks,

Matt

Download All
0 Kudos
Message 3 of 11
(5,163 Views)

More screen shots.

Download All
0 Kudos
Message 4 of 11
(5,162 Views)

Error screenshot

0 Kudos
Message 5 of 11
(5,161 Views)

Unfortunately I cannot view all of your code but this error typically pops up when you are trying to set up a buffer size of 0 with the FIFO. Look in the code for anywhere a "samples to read" or a buffer size it unwired or set to 0. 

Did you find any?

Ben J.
National Instruments
Applications Engineer
0 Kudos
Message 6 of 11
(5,130 Views)

No.  I think the problem is communication between the host and fpga.  The host sets the sequence in memory on the fpga.  The sequence tells the FPGA to start doing analog input if that is what the sequence calls for at that time.  The start of the AI read sends a read/write command to the host, and the host configures a buffer size based on the duration of the analog input, which is dtermined by the sequence.  The host then reads out the correct number of samples, but if there is a n error from the FPGA, then its going to configure a buffer of zero possibly. 

0 Kudos
Message 7 of 11
(5,127 Views)

Perhaps put an indicator on the error wire and try to get which error is coming out of the FPGA communication.

Ben J.
National Instruments
Applications Engineer
0 Kudos
Message 8 of 11
(5,124 Views)

I mispoke.  If the Start FIFO bolean coming out of the FPGA during Read/Write is false, it will not configure and read the FIFO on the host. 

0 Kudos
Message 9 of 11
(5,119 Views)
Solution
Accepted by militem

undefinedWhen this runs the first time it is initialized to zero. This causes the error you mentioned.

 

Ben J.
National Instruments
Applications Engineer
0 Kudos
Message 10 of 11
(5,033 Views)