Does "IO Module\Reinitialize" FPGA I/O NODE reset my block memory to default (as set on project explorer)

[Denn_Mann]

I would like to reset my block memory to all zeros (only once) when the FPGA code is run. In my past experiences, this was not done by the "IO Module\Initialization Done"  FPGA I/O NODE.  To alleviate this, I used a SCTL which runs through each address of the block memory and stores a zero. The approach works great, but I would like to save some space since we will be quadrupling the size of the code in a couple of months.

FPGA: 7954r

IO Module: 5761r

Thanks for looking!

[Doug-B · Accepted solution]

Hey Denn_Mann,

You should be able to set your memory to initialize to zero in the Memory Properties. Here is a link that should help you out:

http://zone.ni.com/reference/en-XX/help/371599G-01/lvfpgadialog/fpga_define_memory_db/

Hope This Helps,

Doug B

[Denn_Mann]

Hi Doug,

I had tried that in the past and didn't get it to work.  I guess I must have forgot to press "Apply."  It is now working.

Thank you so much for your help!

-Denn

[Doug-B]

No problem, glad everything is up and running for you.