取消
显示结果 
搜索替代 
您的意思是: 

xilinx option not available :::

hi

i am using labview 2012 fpga with sparta 3e device 

i note that xilinx option

is it not supprorted or what???

regardsc.png not availabe 

hi ?Q>

0 项奖励
1 条消息(共 10 条)
4,320 次查看

Hello mangood,

 

Do you have the actual SPARTAN-3E XUP Starter Kit, or just a random Spartan 3E FPGA card?

Does an FPGA VI compiles correctly on that target?

Regards,
Daniel REDS
RF Systems Engineer

Help us grow.
If a post solves your question, mark it as The Solution.
If a post helps, give Kudos to it.
0 项奖励
2 条消息(共 10 条)
4,297 次查看

Hey mangood,

 

As you can see from the target properties window (right-click the Spartan3e target, then select properties), it does not support the Xilinx configurations options that NI supplied targets do.

 

 

Xilinx Compile Options.PNG

Cheers!

TJ G
0 项奖励
3 条消息(共 10 条)
4,295 次查看

@T-REX$ wrote:

Hey mangood,

 

As you can see from the target properties window (right-click the Spartan3e target, then select properties), it does not support the Xilinx configurations options that NI supplied targets do.

 

 

Xilinx Compile Options.PNG


oh god why this happen ???

its just a option 

we pay alot of money 

oh god

hi ?Q>

0 项奖励
4 条消息(共 10 条)
4,286 次查看

@REDS wrote:

Hello mangood,

 

Do you have the actual SPARTAN-3E XUP Starter Kit, or just a random Spartan 3E FPGA card?

Does an FPGA VI compiles correctly on that target?


yes its spartan 3e 500 exactly

hi ?Q>

0 项奖励
5 条消息(共 10 条)
4,285 次查看

What exactly is it that you need to configure on your compilation?

6 条消息(共 10 条)
4,272 次查看

Hello mangood,

 

It doesn’t surprise me that much that the Xilinx compiler options menu is unavailable. Remember that this is an educational kit. This option only allows you to modify how Xilinx optimizes the FPGA compilation process for timing, area, etc.

Regards,
Daniel REDS
RF Systems Engineer

Help us grow.
If a post solves your question, mark it as The Solution.
If a post helps, give Kudos to it.
7 条消息(共 10 条)
4,258 次查看

@BradM wrote:

What exactly is it that you need to configure on your compilation?


i need it to change some optimization method like reduce area and reduce frequency

hi ?Q>

0 项奖励
8 条消息(共 10 条)
4,248 次查看

@REDS wrote:

Hello mangood,

 

It doesn’t surprise me that much that the Xilinx compiler options menu is unavailable. Remember that this is an educational kit. This option only allows you to modify how Xilinx optimizes the FPGA compilation process for timing, area, etc.


i know its an educational kit but some option must avaliable like this option

 

regards

hi ?Q>

0 项奖励
9 条消息(共 10 条)
4,247 次查看

@mangood wrote:
...

i know its an educational kit but some option must avaliable like this option

 

regards


"must" is a very strong word for an academic target that is meant for simpler projects to introduce students to digital design concerns. If you are truly creating designs for coursework that push the size limits as the configuration stands on the target you are beginning to move outside of the realm that these boards were intended to service
0 项奖励
10 条消息(共 10 条)
4,240 次查看