LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

automatically run FPGA

Thanks Steve_A.

I will change my vi to have FPGA open and close outside the loop.

I also attach my project file
0 Kudos
Message 11 of 20
(1,573 Views)
Hello Van_L

I think I misunderstood that the Read/Write Control (FPGA interface) was a property node.  I think I see now that you are refering to the control/indicator values on the front panel of the RT vi.

I am quite happy to eliminate the value property nodes altogether and just have a blank front panel as these are just for test/clarification purposes to see if the block diagrams were working correctly.

What is important is the values from the Read/Write Controls being processed through to the VISA serial output and not the front panel.

Regards
0 Kudos
Message 12 of 20
(1,571 Views)

PW_nz,

There are no value property nodes in your code.  You don't need to remove your "indicators" from your RT code. 

SteveA
CLD

-------------------------------------
FPGA/RT/PDA/TP/DSC
-------------------------------------
0 Kudos
Message 13 of 20
(1,562 Views)
Your RT code is fine, just put the all of your configuration and closing code on the outside of the loop.  This includes the Open Serial port and Close serial port, Open FPGA reference and Close FPGA reference.  You don't want to be doing all of that reconfiguration at 1kHz.
SteveA
CLD

-------------------------------------
FPGA/RT/PDA/TP/DSC
-------------------------------------
0 Kudos
Message 14 of 20
(1,561 Views)
Makes perfect sense Steve_A

I will try as you suggest and let you know

Cheers
0 Kudos
Message 15 of 20
(1,543 Views)
Cheers Steve_L

My stand application works perfectly now. Moving both the Opening and Closing of the Serial Port and FPGA reference outside the loop in the RT vi has solved it.

Regards
0 Kudos
Message 16 of 20
(1,511 Views)

I'm glad that worked out for you... good luck with your application.

steve

SteveA
CLD

-------------------------------------
FPGA/RT/PDA/TP/DSC
-------------------------------------
0 Kudos
Message 17 of 20
(1,494 Views)
Still curious,

PW_nz, Are you still using the value property node on your RT Side? Or you never used it. Cause others have experienced problems using it on the RT side and removing solves the problem on the stand alone application.

I'd like to know to better help others in the future

Thank you all Smiley Happy
Van L
NI Applications Engineer
0 Kudos
Message 18 of 20
(1,478 Views)

Van_L

There never was a value property node in the RT.

SteveA
CLD

-------------------------------------
FPGA/RT/PDA/TP/DSC
-------------------------------------
0 Kudos
Message 19 of 20
(1,468 Views)
Hi Van_L

As StevenA wrote I have no value property node in my RT vi.  If you look at the zip file "Wheelchair Stability Control2" you can see how it has been set up.

Also as StevenA had suggested I moved the opening and closing of the Serial port and FPGA intereface reference outside my while loop and that has solved the problem completely.  Annoyingly simple really.

Regards
0 Kudos
Message 20 of 20
(1,465 Views)