LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

Please add support to DMA channels between RT/FPGA for custom types

Solved!
Go to solution
This is more a request to NI than a question. Please figure out how to provide support for custom types when transfering data between RT/FPGA. Even an ability to cast a complex type into a bit array and being able to recast back to the custom type on the FPGA side would be acceptable. Breaking my configuration data into primitives is completely unrealistic. So, I consume large amounts of FPGA resources passing the data through the front panel method. Thx.
0 Kudos
Message 1 of 7
(3,132 Views)

Hi Cross,

 

there are several "Idea Exchange" forums available!

 

Your idea would fit into the FPGA Idea Exchange, I guess…

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 2 of 7
(3,120 Views)

You should post this on the FPGA Ideas Exchange, not the forums.

 

What custom type are you using on the FPGA? Using things like clusters takes up additional resources, arrays have to fixed sizes on most targets and most things can be converted to native types to be transferred using a FIFO. There are also lots of caveats around things like front panel controls (e.g. size/limitations of front panel objects etc.) to be aware of.

 

Remember that an FPGA is essentially compiled down to an electronic hardware circuit - it's not a microprocessor!

 

Have you done/had a look at some of the FPGA training materials? I think they go a long way to help understand the limitations of FPGA programming!


LabVIEW Champion, CLA, CLED, CTD
(blog)
0 Kudos
Message 3 of 7
(3,108 Views)

@GerdW

 

"Your idea would fit into the FPGA Idea Exchange"

 

Thanks. Didn't know about these. Transfer this there and use it in the future.

 

 

@Sam_Sharp

 

"Remember that an FPGA is essentially compiled down to an electronic hardware circuit - it's not a microprocessor!"

 

I fully understand all of this. But... if I have complex data structures that needs to go to the FPGA and I follow rules of having fixed sized arrays then it would be reasonable to provide a mechanism to DMA such a custom type down to the FPGA. Breaking up the custom data type so I can manually flatten it into primitive types is not practical in my situation. I'm dealing with large amounts of parameters. It would be error prone, very costly from a labor perspective and unnecessary code bloat.

0 Kudos
Message 4 of 7
(3,093 Views)

You didn't answer my question - what is the custom data type you are using/trying to use? Do you have an example?


LabVIEW Champion, CLA, CLED, CTD
(blog)
0 Kudos
Message 5 of 7
(3,083 Views)
Solution
Accepted by topic author Southern_Cross

There is an existing idea for this. Please Kudo it if you would like to see this!

0 Kudos
Message 6 of 7
(3,076 Views)

A handful of fixed sized arrays (currently 6 array with 12 elements each). Each array has a custom type composed of a cluster of FXP scalars (restriction imposed by IP Builder). Most of the FXP scalars of defined as <s42,21> right now but that will likely change. 

0 Kudos
Message 7 of 7
(3,070 Views)