I am writing automated test sequences that use multiple VISA sessions
(multiple test instruments) and many sub VIs. Is there any way to
reduce the diagram clutter from the error cluster & visa session wiring
(i.e. hide them, or use some kind of global reference)?
Sent via Deja.com http://www.deja.com/
Share what you know. Learn what you don't.