LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA Phase-Offset

Hello!

 

I work with the following hardware:

cRio 9054 Chassi

S-Series 9269 Analog Output Module

 

The cRio should work as a signal generator. Three signals are to be generated with a phase offset of 120 degrees each.
The signal frequency is increased with a fixed iterations f={1Hz, 2Hz, .... 20kHz}. I generate the signals on the FPGA with the Sine Wave.VI.
The signal parameters are transferred via the Host.Vi (frequency, phase offset, amplitude). The 3 generated signals are output from the FPGA.

 

Now to the problem:

The phase offset of the signals varies. It does not remain constant at 120 degrees. I suspect that the problem lies in the parallel generation of the 3 signals. I am relatively new to programming on an FPGA and am not very familiar with timing problems. My first try was to seperate the generation functions in seperate loops. Is there a way to regulate the phase shift on the FPGA? Or how can the parallel processing be better utilized?

 

Many Thanks for Your help!

 

TheHoop_0-1625584167050.pngTheHoop_1-1625584265787.png

 

 

0 Kudos
Message 1 of 2
(1,342 Views)

Crosspost in German LabVIEW-Forum…

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 2 of 2
(1,307 Views)