Labview FPGA compile server

[DECONN]

Hi chikenene,

The answer to this question really depends on how you want this code to function. If your intention is to just run that section of code once whenever the subVI is called (not to infinitely loop), then add a control/constant to the Condition Terminal of the loop and move the indicator to the outside of the loop like you first had. 

You may want to take a look at the SCTL sections of the LabVIEW High-Performance FPGA Developer's Guide, or other similar training resources, to get a better understanding of what limitations there are when using these.

[chikenene]

Dear David,

If I take the indicator outside the loop, the compiler uses no DSP.

Here I am stuck!

Evita

[DECONN]

It works on my end (see attached pics). Again, you need to architect the code in a way that makes sense. Otherwise, LabVIEW may optimize out any inconsistencies. If you still don't understand the SCTL functionality, I suggest going through the tuturials/training again to brush up on the concepts. 

[chikenene]

Hi David,

yesterday I also tested this approach and it works.

Thank you for your help!

Evita