Simulink Veristand Inport/Outport Sample Time Setting

[cabala]

I get this "warning" when using the Veristand Inport/Outport signals when compiling. If I change the sample time of the port to '0', this warning goes away but I am not entirely clear what that does. Does it make it continuous?