the number of slices used is 0 as per the design summary for my vhdl code,what does this mean?

[kere]

I am trying to implement an fft processor(currently 8pt fft) by accepting serial bit data from adc.

Xilinx synthesis yielded no errors but various warnings and the design summary says no slices are being used.

Any help would be appreciated.