I'm having problems with this counter / gate circuit. I'm expecting the NAND gate 4011 to go high on the third clock pulse into the counter, CP1, then to reset according to time constant set by R1 C1. The state of 1Y doesn't seem to be as I'm expecting. Is it the circuit or the simulation?
