LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

select the number of analog channels to be sampled in FPGA

Hi, I have cRIO and NI 9205 and I want create two VIs one for FPGA and other for HOST, from the HOST VI I will stablish the number of analog inputs of NI 9205 that the FPGA will be sampling. I know the way to sample the channels of NI 9205, but I always want to sample a different number of channels without reconfigure the FPGA and taking the decission from HOST VI.

 

 

Thank you, I hope you can help me.Smiley Happy

Spoiler
 
0 Kudos
Message 1 of 9
(2,889 Views)

I've not used cRIO (PXI only) but I assume all the signals from the "signal conditioning" plug-ins go through the FPGA? If that's the case, then just let the FPGA sample all the inputs and then on the host side, select, e.g, index an array, the values coming back based on which channels you want to keep.

0 Kudos
Message 2 of 9
(2,878 Views)

Hi

 

check the NI examples for 9205 and 9206 modules.

 

you will find the projects: NI 9205 - Basic IO and NI 9205 - Advanced IO. the Host vis in these project show how to configure selected number of channels for the module.

 

you can see the same concept for NI 9206

Regards
Freelance_LV
TestAutomation Consultant
0 Kudos
Message 3 of 9
(2,873 Views)

Guess I'll go back and install cRIO and take a look at that and learn something. I may use cRIO sometime in the future.

0 Kudos
Message 4 of 9
(2,869 Views)

In one of my projects I had a similar problem and used billme's solution successfully. Program the fpga to sample every channel and get the data back to the host.

 

on the host only manipulate the data you are interested in. It is much easier to maniulate data on the host without the restraints of the fpga and also saves alot of space. Admitedly this was on a r-series. thanks for pointing out those examples btw

Please remember to accept any solutions and give kudos, Thanks


LV 8.6.1, LV2010,LV2011SP1, FPGA, Win7
0 Kudos
Message 5 of 9
(2,862 Views)

Hi BillMe thank you for answer. I can't just let the FPGA sample all the inputs of NI 9205 because exist something called Minimum Time Between Samples, this is a parameter of ADC, so if I read two channels is not equal to read 32 channels because the ADC have to share its time resources.

 

 

 

Do you have other idea?

0 Kudos
Message 6 of 9
(2,843 Views)

Hi AKiel, Do you have other idea? 

0 Kudos
Message 7 of 9
(2,842 Views)

Did you take Freelance_LV's suggestion?

0 Kudos
Message 8 of 9
(2,840 Views)

I have been testing the examples of LabVIEW (Freelance_LV's suggestion) but there isn't somenthing that give me ideas about my problem.

 

0 Kudos
Message 9 of 9
(2,824 Views)