LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

Question about Verson information in the FPGA build spec

For a FPGA target in the build specification in the Information category, there is the option to enter revision information and to have it auto increment. Is this information accesible anywhere else?

 

For instance, can the RT ask the FPGA bitx file what version it is? Or ask the FPGA what version it is running?

 

If so, how is this done?

 

Currently I have a seperate set of front panel controls on my FPGA VI to handle this kind of versioning, but if I can use the version feature in the build spec, I would change that.

 

Thanks!

0 Kudos
Message 1 of 2
(2,716 Views)
I had someone call in about this and dont think we were able to find asolution unfortunately. It's a bit frustrating because, if I remember correctly, the bitfiles XML header has tags for all of this info but they aren't populated with anything. If your interested I should be able to pull up a CAR number for you.

We also tried looking through vilib but couldn't find anything in there that could do this.
Matt J | National Instruments | CLA
0 Kudos
Message 2 of 2
(2,690 Views)