08-26-2025 01:29 PM
Hi bhuyanashima,
@bhuyanashima wrote:
hello i am back with a new code for the same problem.
@bhuyanashima wrote:
we are intending to use RIGOL for DC biasing. we are getting the problem of OCP tripping. how do we solve it?
Set a larger current limit! (Or check for shortcuts…)
08-27-2025 02:42 AM
i didn't forget, i saved for previous version. It created C and D folders.
08-27-2025 04:03 AM
Hi bhuyanashima,
@bhuyanashima wrote:
i didn't forget, i saved for previous version. It created C and D folders.
But the attached VI is still for LV2025...