I define 'partial dynamic reconfiguration' as being able to download a new bitstream to part of the FPGA, while the rest of the FPGA is still running. Today it is not possible to do this with LV FPGA software (as of LV 8.5).
What is your application that requires this feature? There may be another way to solve it.