08-22-2017 09:42 PM
Can I/O pins of the FlexRIO be accessed by code running in a user created CLIP and/or IP Integration node?
08-23-2017 04:31 PM - last edited on 01-10-2024 04:37 PM by migration-bot
Hi Terry,
I think this depends on what you mean by "accessed." Just to clarify, when you refer to I/O pins you are talking about the physical I/O nodes, as are typically defined by FAM CLIP? Or some other FPGA IO concept (it kinda gets thrown around a lot). The other followup is do you want your user defined CLIP to exist alongside with default FAM CLIP? You could make your own socketed CLIP that replaces the default FAM CLIP that directly interfaces with the I/O and passes all that back to LabVIEW FPGA. However, if you want to keep the existing CLIP alongside your user defined CLIP, then the IO data would have to pass through LabVIEW FPGA and then get fed to your user defined CLIP.
IP Integration nodes very specifically cannot directly access FPGA IO. You can still pass the data from IO through LabVIEW FPGA and then into the IP Integration node, though.
Just in case you hadn't seen it, here's a useful document on CLIP integration: https://knowledge.ni.com/KnowledgeArticleDetails?id=kA03q000000x0jiCAA&l=en-US.
Regards,
Cason
NI Applications Engr.