LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA Interface between Simulink/Matlab und Labview

Hello People,
I has a diploma topic, where I must  call a Fpga I/O (AI/O or DI/O) from a block in Simulink(Simulink Model) .  I can make the programming of the Fpga on ni pxi 7813R under labview . Around a Simulink model with Labview to connect one needs SIT.
Now the question:I can define  the  I/O of the Simulink Model under labview , now I must the I/O  in Matlab/Simulink in block set define . White someone any information about it, I white not yet as I know that realize please to say her me each information me to help can. 
Thanks very much
 houssa
0 Kudos
Message 1 of 11
(12,387 Views)

Hai Houssa,

i don't white exactly what you want to realize, anyhow I currently on the same thesis as well

Please give me more hints about what he/she is trying to perform/implement.  Does she/he has a subsystem with input/output nodes? Does she/he know the normal way to configure the SIT dll to run on an RT aim.

Fourtwona

0 Kudos
Message 2 of 11
(12,299 Views)

Hello Fourtwona

First  thanks for your answer and your interest, I try to explain what i want to realize. I have a Model in Simulink, I can this Model connect in LabVIEW with simulation interface toolkit,  and with SIT Connection manager the hardware I/O as Model I/O  configure.  
I would like to make the I/O interfaces of a FPGA 7813R PXI system from Simulink accessible. Similarly as with dSPACE RTI block, I can access the I/O from Simulink means over S Function Block. for example Analog Input.
Also I want to define the I/O of the Model as FPGA I/O  in Simulink and then can I build the ModelDLL  in Matlab and in SIT download. finally run  the Model-simulation on RT Target.
I think, we need access to the visa server. I am on the search for this concept.
Perhaps you or someone can support me.
My Regards and thanks
HooSSa
 
 
0 Kudos
Message 3 of 11
(12,262 Views)
Hi,

just take a look here
http://sine.ni.com/apps/utf8/nievn.ni?action=display_offerings_by_event&event_id=23318&event_subtype=WEB_EVENT_DEMAND&site=NIC&l=US

Have you ever thought of using LV Simulation instead of Simulink?
http://zone.ni.com/devzone/cda/tut/p/id/3967

Cheers,
Phil
0 Kudos
Message 4 of 11
(12,208 Views)

Hi,

Yes, I thought of the LV simulation, but it will not help me, because the Model can only with Simulink
 
HouSSa
0 Kudos
Message 5 of 11
(12,179 Views)

Hi befaiz,

If you want to work with a 7813R FPGA card, i would recommend to use LabVIEW FPGA instead of simulink. If not, so just using simulink, you will need to build a driver as a set of VIs to perform the communication between FPGA and host system, which means building a VI for the FPGA, one for the host, build a dll out of this and use it in simulink.

Another solution, but without using the FPGA would be: http://zone.ni.com/devzone/cda/tut/p/id/3005#toc0

Christian

0 Kudos
Message 6 of 11
(12,174 Views)
Hallo Christian,
I use Labview PPGA for the Fpga programming, but my problem, I wants to access to this programmed FPGA I/O from Simulink, as blockset, so can define I/O in Simulink (to only define in Simulink, Fpga programming is in LabVIEW FPGA). I want just to call I/O  from Simulink.
MfG
HouSSa
0 Kudos
Message 7 of 11
(12,162 Views)
Hi befaiz,

you can use an NI FPGA board and a Simulink model in common. I guess you have a model for simulation and need to connect it to real world I/O.

The required software for this is LabVIEW, LabVIEW FPGA, Simulink and the LabVIEW Simulation Interface Toolkit (SIT). If you want to deploy it to a real-time target you additionally need LabVIEW Real-Time (LVRT) and Simulink Real Time Workshop (RTW).

If you run your application on a Windows computer, just at the NI Signal Probe to your Simulink model (mdl) and use the SIT Connection Manager to map the I/O between mdl and VI and also the connection between mdl parameters and FPGA I/O. The code will be automatically generated for you.

There's one more step neccesary on a RT target. First you need to build your mdl into a DLL. Use the RTW for this and the NI RT compile options. Then select the model DLL in the SIT Connection Manager instead of the mdl file itself. This will create the drive VI that Christian mentioned.

Please take a closer look at the webcast. It is briefly described in it.
http://sine.ni.com/apps/utf8/nievn.ni?action=display_offerings_by_event&event_id=23318&event_subtype=WEB_EVENT_DEMAND&site=NIC&l=US

Best luck,
Phil

0 Kudos
Message 8 of 11
(12,153 Views)
I developed the simulation with SIT, but I want define the HardwareI/O not only in Connection manager but also in Simulink with Blockset similar as NI SignalProbe Block also for I/O (A I/O, DI/O) of FPGA .similar  as RTI dspace,
 I use the Sofware: Labview Prof 8.1,Labview FPGA ,Labview RT,SIT and Matlab/Simulink with RTW.
Thanks for your Support
0 Kudos
Message 9 of 11
(12,132 Views)

Hi,

As Phil and I mentioned before, you will need to build a dll out of your LabVIEW code to use it in simulink, there is no other way, except MathWorks has another solution!

BR, Christian

0 Kudos
Message 10 of 11
(12,127 Views)