So, you're using the Open FPGA VI Reference function and controlling the
FPGA VI with a Read/Write Control node? You should be able to read and
write controls and indicators in groups of about 10 with a 1 ms wait between
operations and still have excellent control and monitoring of the FPGA, with
minor loading on the host computer. Could you describe your vi's and which
part is running slow?