LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

1D Boolean Array to 1D Integer Array conversion for FPGA FIFO

Hello, I am using a PXI7813R card. I would like to pass some data between the target (FPGA) vi and the host vi using the FIFO. I have a FIFO setup to 1023 "32 bit integer" samples. I have a boolean array of 32000 samples which would be the same as 1000 32 bit integers, that I acquired using the PXI7813R card.  I would like to convert the 1D boolean array to a 1D "32 bit intger" array. This seems like a more a difficult problem than I first thought as the labview functions are reduced when targetting a FPGA device. I have attached a jpg of how I would like to do it. I am getting a "Arrays must be fixed size in current target" error for the output from the array subset function. I know this is because one of the inputs is not exactly a constant, i.e. the index input  for array subset, but regardless of the index, I will only ever be taking 32 bits from the boolean array at any time to convert to a 32 bit integer to then place in the FIFO. Any suggestions of how I may get around this problem would be gratefully recieved. Regards, Michael.


Message Edited by Michael_Limerick on 02-08-2008 04:54 AM
0 Kudos
Message 1 of 3
(4,810 Views)
Hi Michael,

I think this thread may be of use to you, as it seems to be a VI properties issue causing the Array Size error:

http://forums.ni.com/ni/board/message?board.id=170&message.id=281251

Let me know if this resolves your issue.

Daniel Browne - Applications Engineer
National Instruments UK
0 Kudos
Message 2 of 3
(4,582 Views)
Hi Daniel,

Thanks for your reply.

I had a look at the thread that you suggested and I'm not sure if that would solve the problem I was having, the option box was checked as default. I think my issue has to do with the limitations of the different LV functions when targeting a FPGA device.

I have decided to take another route anyway, it seems that trying to compile a large array (even a 1D boolean array) for a FPGA target both takes a long time and also a lot of FPGA resources.

Thanks again for your reply,

Regards,

Michael.
0 Kudos
Message 3 of 3
(4,545 Views)