I have a VHDL code which I am integrating in my VI using IP integration node. I want to see that when I will be compiling my overall VI, whether LabVIEW Xilinx compiler will accept this code or not. So, is there any option through which I may compile my HDL code first/quickly just see whether ultimately that will be accepted or not.
Background: Actually every compilation of the complete module takes almost 45 minute, just to tell me that there is some issue in my HDL code. So, just to save time, I need to compile my design faster/ or at least my HDL code, just to see whether it will pass or fail eventually.