Re: FPGA: Avoiding Feedback Node around a synchronous block in SCTL?

Yeah, that makes sense. The core would have to specify that you want the next cycle values for the input data logic.

0 Kudos
(2,863 Views)