Re: FPGA: Avoiding Feedback Node around a synchronous block in SCTL?

In your example Ryan, if you uncheck "Registered Output", then the Ready signals should also be unregistered (or just an earlier "next cycle" calculation) so they remain aligned. If that is not the case, I'd love to see what Xilinx does to the interface to properly handle the data.

0 Kudos