Re: FPGA compilation fail with vivado error DRC 23-20

Thanks a lot, I will give it a try later, I actually fixed this issue by flying a wire to make sure external sourcing clock is based on a SOM clock, which also can archive my goal.


Again, thanks for your fast response!


0 Kudos