Re: Switching clocks for SCTL

Hi Will,


I was hoping I can avoid these options especially copying code as it is not great for maintainability.

Does this mean that doing it in the FPGA it's impossible?


I've spoken to some colleagues that used to do similar practices on VHDL with clock multiplexing.   


0 Kudos