VeriStand

cancel
Showing results for 
Search instead for 
Did you mean: 

Labview FPGA program for Veristand hybrid mode

Hi,

I am trying to write an FPGA program that runs in hybrid mode with the scan engine/ethercat custom device and I am wondering if I need to add anything to the code besides my FPGA processing code?  I have looked at the Veristand FPGA template and it has code for starting and timing synchronization, but I am not sure if that is needed in this case.  I wrote a simple program using user defined variables and was able to deploy, but it doesn't seem like I am getting any data back from the FPGA channels, so I am not sure if there is anything I need to do to initialize the program.

0 Kudos
Message 1 of 4
(278 Views)

What FPGA module are you using?

If it is cRIO (which has its controller), you can use Scan Engine/EtherCAT Custom Device.

If it is a R Series or FlexRIO, you should use FPGA Addon. See Getting Started With NI FPGA Devices in NI VeriStand

-------------------------------------------------------
Control Lead | Intelline Inc
0 Kudos
Message 2 of 4
(258 Views)

Thanks for the response.  I am using a crio and I am already using the scan engine/ethercat custom device, but I want to use the FPGA and the scan engine custom device and I am not sure if the FPGA program needs any additional programming like the timing synchronization and startup code that is needed for using the FPGA without the custom device or do I just need to read/write to the UDV's without any additional code?

0 Kudos
Message 3 of 4
(231 Views)

You would just need the UDV.

Using FPGA and Real-Time Scan Resources in the VeriStand Scan Engine Custom Device

-------------------------------------------------------
Control Lead | Intelline Inc
0 Kudos
Message 4 of 4
(221 Views)