VeriStand

cancel
Showing results for 
Search instead for 
Did you mean: 

Deploy Fault When Use NI VeriStand FPGA-Based I/O Interface Tools

I want to use NI VeriStand FPGA-Based I/O Interface Tools in my programme. The programme runs OK in LabVIEW and Iget the signal I want. However, when I integration into NI VeriStand and deploy it, it shows me an error:

未命名.JPG

Actually my target is running normal. How can I solve this?

The accessories are my programme and what is in NI VeriStand.

0 Kudos
Message 1 of 4
(5,527 Views)

There may be multiple problems, but this is at least one of them. Your FPGA code writes one packet and reads eleven packet, but your .fpgaconfig XML specifies you're reading 12 packets and writing 11 packets.

 

Untitled.png

 

Also, of those 11 packets you're specifying, you're only using one. So you should change that constant on the for loop to 1 and change your XML to read 1 packet and write 1 packet.

Stephen B
0 Kudos
Message 2 of 4
(5,516 Views)

Thanks. I will try and reply you the result.

0 Kudos
Message 3 of 4
(5,496 Views)

hello.

i tried your advice, and now i can deploy and get the right wave. However, there is a new problem. The outputs doesnot change when i modify the input. What can i do to solve this?

i give you all my project, including project in labview and configuation in veristand.

Thank you.

0 Kudos
Message 4 of 4
(5,445 Views)