From Friday, April 19th (11:00 PM CDT) through Saturday, April 20th (2:00 PM CDT), 2024, will undergo system upgrades that may result in temporary service interruption.

We appreciate your patience as we improve our online experience.

USRP Software Radio

Showing results for 
Search instead for 
Did you mean: 

Vivado IP Locked error when building X41-X1_400

I am attempting to build an FPGA image, X410_X1_400. I have use branch "master" and "UHD-4.4". I am using Vivado v2021.1 with AR76780. Builds from both branches produce the bit file etc., but give the following error:



WARNING: [BD 41-1661] One or more IPs have been locked in the design ''. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:



The "report IP status" output say that the IP definition is missing (or something to that effect). However, I can see the IP generated here:



user1@dev-machine2:~/repos/uhd/fpga/usrp3/top/x400$ ls -lr ./build-ip/xczu28drffvg1517-1e/x4xx_ps_rfdc_bd/x4xx_ps_rfdc_bd/ip/x4xx_ps_rfdc_bd_cpld_jtag_engine_0/
total 104
-rw-rw-r-- 1 user1 user1 53576 Mar 29 14:38 x4xx_ps_rfdc_bd_cpld_jtag_engine_0.xml
-rw-rw-r-- 1 user1 user1 38846 Mar 29 14:38 x4xx_ps_rfdc_bd_cpld_jtag_engine_0.xci
drwxrwxr-x 2 user1 user1  4096 Mar 29 14:38 synth
drwxrwxr-x 2 user1 user1  4096 Mar 29 14:38 sim


The build.log is attached. I am able to program the X410 and probe it with uhd_usrp_probe. How can I correct this?

0 Kudos
Message 1 of 2

Adding the attachment.

0 Kudos
Message 2 of 2