VCD (Value Change Dump) file is typically generated by a Verilog simulation session and given to the test team for conversion to an ATE pattern.
EVCD (Extended VCD) is a closed cousin but it has additional useful information, namely, signal directions.
Therefore, converting VCD files will require an additional step.
This applications note will describe that step using TSSI TD-ScanPro.