Reply
This is an open group. Sign in and click the "Join Group" button to become a group member and start posting.
Highlighted

NI TimeSync: FPGA Timekeeper Getting Started

FPGA Timekeeper (Labs):  FPGA Timekeeper 1.1b0.zip

Description:  The FPGA Timekeeper API is a set of VIs that allow you to synchronize absolute time on your FPGA target.  This labs release includes a LVLIB that contains these VIs, as well as several example projects and documentation.

Software Requirements:

The FPGA Timekeeper API requires the following software components:

  • LabVIEW 2010 or later
  • LabVIEW 2010 FPGA Module or later

The FPGA Timekeeper examples also require the following additional software components:

  • LabVIEW 2010 Real-Time Module or alter
  • NI-RIO 12.0

Installation Instructions:

  1. Download and unzip FPGA Timekeeper 1.1b0.zip
  2. Open FPGA Timekeeper.lvlib

You can browse the example projects to see examples of how to use the FPGA Timekeeper. There is also additional help found under the Documentation folder in the unzipped location.

Jeremy L.
National Instruments
Message 1 of 6
(22,558 Views)
5 REPLIES

Re: NI TimeSync: FPGA Timekeeper Getting Started

What is output by the FPGA Timekeeper.lvlib:Get Time.vi if the unit is indoors and never sees a PPS signal?

Ryan Vallieu
Senior Systems Analyst II
NASA Ames Research Center
0 Kudos
Message 2 of 6
(3,401 Views)

Re: NI TimeSync: FPGA Timekeeper Getting Started

Ryan,

 

I'm sorry your question was not answered before now. If the Timekeeper is never synchronized to a source, it will simply return the time in ns since the VI started. (It's basically just a counter that starts at 0 and counts upwards).

Ty Prather
Technical Marketing Specialist
National Instruments
Message 3 of 6
(3,038 Views)

Rif.: NI TimeSync: FPGA Timekeeper Getting Started

What are the measurement units of "UTC offset" property and "offset from time reference" from FPGA Timekeeper.lvlib:Get Status.vi?

0 Kudos
Message 4 of 6
(2,503 Views)

Re: NI TimeSync: FPGA Timekeeper Getting Started

Is there any documentation of the algorithm used in the timekeeper VIs? If yes, is it published anywhere or can it be so that it can be referenced?

0 Kudos
Message 5 of 6
(1,992 Views)

Re: NI TimeSync: FPGA Timekeeper Getting Started

Hello jtagg82,

 

As far as I know, there is no public information about the specific algorithm. if you need that information I would recommend contacting customer support, so they can create an escalation with R&D to study the particular scenery and decide what would the most beneficial for both parties. Is important to understand that there are details about what you could expect from the algorithm, that in most cases should be enough to cover your documentation requirements. I am aware that some very specific applications require having the algorithm specific information, but it would require an investigation. I handle a similar case a few years ago, if you want more details, please send me a private message. 

Randy @Rscd27@
0 Kudos
Message 6 of 6
(1,930 Views)
Reply
This is an open group. Sign in and click the "Join Group" button to become a group member and start posting.