I am currently working on my diploma thesis which main topic is to build functional HIL test stand. Recently I am starting to occur error which I cannot get rid off and it makes me crazy.
The main problem is with compiling program. It seems that all requirements are completed successfully, but in the end i got non path timing violation.
Main idea is to have program, where are three separated loops. One SCTL for PWM generation on high frequency (110 MHz), second one SCTL for real time model computation (like 2.5 MHz) and third one basic while loop for ADC converters. Everthing works fine until i added ADC to the loop. Than it starts producing this report. Does anybody know where could be the problem ? I was even trying to compiled basic program where was just two ADC and SCTLs contains just simple increment and it still result in fail.
I have tried also to run same program at cRIO 9073 and it result in same fail. What seems interesting for me that its run OK on myRIO 1900.
What is also interesting, each xilinxlog ends with "Process "generate programming file" completed successfully".