Real-Time Measurement and Control

cancel
Showing results for 
Search instead for 
Did you mean: 
Reply

Single-Cycle Timed loop with ip hdl node

Highlighted

Hello,

   I have written vhdl code of a circuit that uses a clock, I have put the circuit in a SCTL and I want to operate with the clock frequency of the fpga( 40 MHz ) how can I achive this?

cheers

0 Kudos
Message 1 of 2
(672 Views)

Hi CrazyEce91,

 

Have you seen this link?  It walks through the steps you can follow to configure the clock frequency of the FPGA.

 

Some other useful information about Single Cycle Timed loops can be found here

 

-cblanchard

0 Kudos
Message 2 of 2
(604 Views)