From Friday, April 19th (11:00 PM CDT) through Saturday, April 20th (2:00 PM CDT), 2024, ni.com will undergo system upgrades that may result in temporary service interruption.

We appreciate your patience as we improve our online experience.

Real-Time Measurement and Control

cancel
Showing results for 
Search instead for 
Did you mean: 

Error with dbl data in FPGA

Solved!
Go to solution

Hello,

 

I have a .vi inside a fpga. This .vi has a dbl data tipe inputs, and I can't run the vi because according to the list of errors:  type not supported in current tarjet.

 

I have a single board RIO (NI-sbRIO-9651-01c18bd6)  

 

Does anyone know what is the problem or a possible solution?

 

 

Thanks.

 

Attached capture of my errors list

0 Kudos
Message 1 of 10
(4,093 Views)
Solution
Accepted by topic author cristina.lopez

You cannot use DBLs on an FPGA.  Change it to a SGL.


GCentral
There are only two ways to tell somebody thanks: Kudos and Marked Solutions
Unofficial Forum Rules and Guidelines
"Not that we are sufficient in ourselves to claim anything as coming from us, but our sufficiency is from God" - 2 Corinthians 3:5
0 Kudos
Message 2 of 10
(4,085 Views)
Solution
Accepted by topic author cristina.lopez

DBLs are not supported on LabVIEW FPGA. Only SGLs and only after a certain version.


Certified LabVIEW Architect, Certified Professional Instructor
ALE Consultants

Introduction to LabVIEW FPGA for RF, Radar, and Electronic Warfare Applications
0 Kudos
Message 3 of 10
(4,084 Views)

Muchas gracias 🙂

0 Kudos
Message 4 of 10
(4,059 Views)

Another question, the fpga can't use the Quotient & Remainder that's right? , how can i do the same operation without Quotient & Remainder

0 Kudos
Message 5 of 10
(4,058 Views)

What are you trying to do with the Q&R?  I thought it was available in FPGA, but it is expensive (lots of fabric and multiple clock cycles to complete).


GCentral
There are only two ways to tell somebody thanks: Kudos and Marked Solutions
Unofficial Forum Rules and Guidelines
"Not that we are sufficient in ourselves to claim anything as coming from us, but our sufficiency is from God" - 2 Corinthians 3:5
0 Kudos
Message 6 of 10
(4,051 Views)

I need to know the remainder and quotient of the division of two variables.

 

The fuction is in palette but when i put this in block diagram, the error list say me that this fuction is not supported

0 Kudos
Message 7 of 10
(4,048 Views)

I want to do this

0 Kudos
Message 8 of 10
(4,047 Views)

Quotient-Remainder is not supported in a Single Cycle Timed Loop.

 

You could do a repeated subtract. It will take multiple cycles but this is how certain functions are on the FPGA. What is the cycle time? 


Certified LabVIEW Architect, Certified Professional Instructor
ALE Consultants

Introduction to LabVIEW FPGA for RF, Radar, and Electronic Warfare Applications
0 Kudos
Message 9 of 10
(4,040 Views)

Cross post


GCentral
There are only two ways to tell somebody thanks: Kudos and Marked Solutions
Unofficial Forum Rules and Guidelines
"Not that we are sufficient in ourselves to claim anything as coming from us, but our sufficiency is from God" - 2 Corinthians 3:5
0 Kudos
Message 10 of 10
(4,035 Views)