From Friday, April 19th (11:00 PM CDT) through Saturday, April 20th (2:00 PM CDT), 2024, ni.com will undergo system upgrades that may result in temporary service interruption.

We appreciate your patience as we improve our online experience.

PXI

cancel
Showing results for 
Search instead for 
Did you mean: 

Any simple way to self-test FPGA card?

Solved!
Go to solution

I'm attempting to create a simple self-test function for a populated 1042Q PXI chassis in LabVIEW. The DAQmx Self Test VI works for most of the cards, but a 7853R FPGA card is also present in the system. I'm wondering if anyone is aware of any straightforward way of conducting a self-test on that card?

0 Kudos
Message 1 of 4
(5,740 Views)

It depends on what you want to test. You can certainly design in self test routines into your LabVIEW FPGA designs. If you have a more concrete example of what the test routines are trying to evaluate we can try to help figure out a way to do it.

0 Kudos
Message 2 of 4
(5,737 Views)

I was just wondering if there is some kind of simple go/no go test for the FPGA card. I know that I could loop back the I/O and write a program to conduct some level of testing, but I was hoping that there is some kind of internal diagnostic that could be conducted on the card without the need for external wiring or much new FPGA code creation. I figured if someone in the community has had a similar need, it could save me some development time. However if the FPGA device and it's host card don't have self diagnostic capability then I'll just have to create something custom to fulfill my need.

0 Kudos
Message 3 of 4
(5,717 Views)
Solution
Accepted by topic author dillon

There is not a simple built-in self test for an FPGA card like there is for a standard DAQmx card. The reason for this is that the DAQmx self test accesses the firmware of the card and runs some basic checks there. There is no such firmware on the FPGA card because the FPGA card allows you to build your own underlying software for a device. 

 

If you want to check on proper communication with the FPGA chip you could try compiling a blank VI to the chip. If you need to check IO functionality you will have to put some basic functionality in the VI, but this shouldn't take much development time.

Miles G.
National Instruments
Staff Applications Engineering Specialist
0 Kudos
Message 4 of 4
(5,683 Views)