VeriStand

cancel
Showing results for 
Search instead for 
Did you mean: 

help Veristand 2016 matlab model

Hello friends,

 

my working environment : Matlab 2015b32bit + Veristand 2016 in Window7.

after under the guide:

Problem:
The Windows SDK 7.1 installs the compiler required to create models for Windows and PharLap ETS VeriStand systems. However, setting up the SDK on a Windows 8.1 or 10 machine is prone to failure. What is the recommend installation method for this SDK on Windows 8.1 and Windows 10?
Solution:
The following method has been used to successfully install the SDK 7.1 on both Windows 8.1 and Windows 10:

  1. Uninstall all Microsoft Visual C++ 2010 Redistributable packages (both x86 and x64) via Control Panel � Programs and Features.
  2. Install the Windows SDK 7.1. During installation, under the Installation Options menu, uncheck Visual C++ Compilers and Microsoft Visual C++ 2010.
  3. After the installation, apply the Microsoft Visual C++ 2010 Service Pack 1 Compiler Update for the Windows SDK 7.1 patch.
  4. Reinstall the Microsoft Visual C++ 2010 Redistributable packages: x64 and x86.

With the compiler installed successfully, you are ready to compile models for both Windows and PharLap ETS targets.

then, in matlab model can be successfully:

### VeriStand 2016.0.0.72 (2016) code compilation done
### Successful completion of build procedure for model

but the .dll cannot run correctly in Veristand 2016 project. no calculation was executed in VS window or RT machine.

Can anyone help, thanks in advance.

 

 

0 Kudos
Message 1 of 10
(4,255 Views)

Hi wisejohn, I heard a similar problem with Matlab and VeriStand.

Which hardware drive do you install Matlab and VeriStand?

 

This is the thread in Japanese.

 

Certified LabVIEW Developer
There are only two ways to tell somebody thanks: Kudos and Marked Solutions

GCentral
0 Kudos
Message 2 of 10
(4,174 Views)

Win10,even PC simulation fail!

0 Kudos
Message 3 of 10
(4,146 Views)

Hello John,

 

Would you please clarify on what doesn't work?

  1. Does the model successfully load in System Explorer or does it return an error stating of an incompatibility? 
  2. Or the model loads in System Explorer, but at execution the model's returned data is unexpected.

 

Have you tested the behavior of a simple and minimal model design? For example, would you please verify that a single multiplication in the model properly executes when stepped in VeriStand. 

Nestor
0 Kudos
Message 4 of 10
(4,138 Views)

Thanks,see details followed:

MATLAB2015B 32bit,

matlab15b32.png

Model:

model.png

config setting:

mseting.png

Build:

build.png

VS2016 project and Deployed

deploy.png

runing(no data sine wave or did not work!!!)

running.png

 

0 Kudos
Message 5 of 10
(4,122 Views)

NestorG 已写:

Hello John,

 

Would you please clarify on what doesn't work?

  1. Does the model successfully load in System Explorer or does it return an error stating of an incompatibility? 
  2. Or the model loads in System Explorer, but at execution the model's returned data is unexpected.

 

Have you tested the behavior of a simple and minimal model design? For example, would you please verify that a single multiplication in the model properly executes when stepped in VeriStand. 



Thanks,see details followed:

MATLAB2015B 32bit,

matlab15b32.png

Model:

model.png

config setting:

mseting.png

Build:

build.png

VS2016 project and Deployed

deploy.png

runing(no data sine wave or did not work!!!)

running.png

 

0 Kudos
Message 6 of 10
(4,122 Views)

Hi John,

 Try, please, using regular Matlab In/Out ports. I have some models compiled with Matlab 2016a for Veristand 2016 and they work like a charm.

Piotr F.
Hardware Engineer @ ZF
0 Kudos
Message 7 of 10
(4,102 Views)

Regular Matlab In/Outports should work. They must be in top level model.

CLA, CTA, CLED

0 Kudos
Message 8 of 10
(4,095 Views)

You may use an indicator to check the model state.

0 Kudos
Message 9 of 10
(4,084 Views)

Hello John,

 

This is actually a known issue. We fail to export ports if the model only references VeriStand Port blocks. To resolve the issue you must have at least one Simulink Port in the model design. 

 

The only reason to use a VeriStand Port block is if you desire to access the port within a subsystem; otherwise, I encourage you to use Simulink's Port blocks. The Simulink Port blocks offers greater support for various data types than a VeriStand block. 

 

Note that the issue is fixed with the release of VeriStand 2017. 

Nestor
Message 10 of 10
(4,070 Views)