From Friday, April 19th (11:00 PM CDT) through Saturday, April 20th (2:00 PM CDT), 2024, ni.com will undergo system upgrades that may result in temporary service interruption.
We appreciate your patience as we improve our online experience.
I am working in register level programming of PCI_MIO_16XE DAQ board(we have purchase this DAQ board 3 weeks ago). In viewing the RLP Manual, MITE register information(map) was needed. In that manual, 0xaeae is written to the address of 0x340(offset). But I do not have any idea about the meaning of 0x340 and 0xaeae. I wish your quick reply. Thank you!
Page 4-3 of the E Series RLPM talks about the steps to enable the MITE at a new base address. This write re-enables the MITE at the new base address. You only need to do steps 1,2,3 if you need to remap the PCI card to a lower memory address. (i.e. DOS) Otherwise, just do steps 4 and 5.
