LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

schedule FPGA action in case of loss/problem on communication

Solved!
Go to solution

I have a NI9074 cRIO with 3 NI9485 with whom I control some electrovales to fill a tank of diffenet gases, at differente pressureand tempoerature, and 1 NI9219 to read the temperature and teh presuure inside the tank

I have already developed a program that which allows the tank to be filled at the deiserate conditions, but some during the test, expecially if the test is very long (several days) I have run into several errors related to the loss of communication between my cRIO and the PC.
This led to loss of control over the gas input and having too high pressures or temperatures inside the tank.
Although there are safety valves , I would like to implement a program in the FPGA of the cRIO that, in case of loss of communication will close all solenoid valves and turn off the heaters aslo if the pc crashed, or in case of some communication problem.


I am enclosing a test of code that I have started to make, but it doesen't work, infact if I disconnect the LAN cable ( which connects the PC with the cRIO), or if I switch off the pc, to simulate the communication lost/problemI do not achieve the desired effect, which would be to close all the solenoid valves( trough NI9485).

 

 

Can some one help me?

 

regards

David

0 Kudos
Message 1 of 12
(1,157 Views)

Your top-level code (UI Main) looks like an NI Example, one with which I'm not familiar (I also find them overly complex).  I mention it because I don't see a similar routine on the RT side, but never mind ...

 

You want something called a "WatchDog Timer".  The notion is that the FPGA runs a timer that, say, counts seconds, and if it ever reaches 1000 seconds (or whatever "Time-out" time you want), it assumes "Oops, something has gone wrong, nobody has petted me recently, so I better shut the system down and may even turn off the cRIO".  The FPGA also has a Boolean control called "Reset WatchDog Timer" that (you guessed it ...) resets the WatchDog Timer and turns itself off.

 

You need a routine running on the Target that "listens" for a "Reset the WatchDog" from the Host, and every time it sees it, it sets "Reset WatchDog Timer" on the FPGA.  And, finally, you need a "Reset the WatchDog Timer" on the Host that signals the Target to tell the FPGA to "Reset the WatchDog Timer" on the FPGA.  So if the Host gets hung up, it doesn't tell the Target to reset the WatchDog.  If the Target gets hung up (or simply stops), it doesn't tell the FPGA to reset the WatchDog.  And when the FPGA WatchDog expires, the FPGA shuts everything down.

 

Bob Schor

Message 2 of 12
(1,131 Views)

Hi Bob,

 

thanks for your fast answer.

About the UI Main you are rigth is an NI Example and I forgot to delete it, the code done by me are Untitled 4.vi and Untitled5.vi.

Anyway I understand what you mean, but I tried to find this Boolean control called "Reset WatchDog Timer" but I dien't find it.

Can you send me, or said where i can find, an example of watchdog on FPGA?

 

David

0 Kudos
Message 3 of 12
(1,079 Views)

Hi David,

 


@David15 wrote:

Anyway I understand what you mean, but I tried to find this Boolean control called "Reset WatchDog Timer" but I dien't find it.


You can use any boolean control and just label it as needed…

 


@David15 wrote:

Can you send me, or said where i can find, an example of watchdog on FPGA?


You create you own ElapsedTime routine in the FPGA!

Whenever the RT host changes a control in the FPGA frontpanel (aka "petting") the timer is reset.

When the ElapsedTime value hits a limit (because of no RT host communication aka "petting") you start your Safety actions…

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 4 of 12
(1,075 Views)

There is a shipping example

<LabVIEW>\examples\R Series\FPGA Fundamentals\Fail-Safe Design\Watchdog\Watchdog.vi

 

You might need to install NI R Series Multifunction RIO driver.

-------------------------------------------------------
Control Lead | Intelline Inc
0 Kudos
Message 5 of 12
(1,065 Views)

I already Installed it...but in the palette i didn't find any "watchdog" vi's

0 Kudos
Message 6 of 12
(1,056 Views)

Sorry  but I don't understand howa simple boolean control can be used as a watchdog

0 Kudos
Message 7 of 12
(1,054 Views)

There is no FPGA API for watchdog. The example implements the watchdog using a timer and a boolean control.

Did you open and check out the example?

ZYOng_0-1676902959123.png

 

-------------------------------------------------------
Control Lead | Intelline Inc
0 Kudos
Message 8 of 12
(1,041 Views)

Hi,

I saw this example, and I'm trying to understand how to use it for my purpose.

 

 

0 Kudos
Message 9 of 12
(1,005 Views)
Solution
Accepted by topic author David15

You can combine with the occurrence to trigger the reset event if the watchdog expires.

ZYOng_1-1677085583824.png

 

 

-------------------------------------------------------
Control Lead | Intelline Inc
0 Kudos
Message 10 of 12
(997 Views)