From Friday, April 19th (11:00 PM CDT) through Saturday, April 20th (2:00 PM CDT), 2024, ni.com will undergo system upgrades that may result in temporary service interruption.
We appreciate your patience as we improve our online experience.
Hello Paul, you are exactly right. You can right click the 40MHz onboard clock in the FPGA project and select New derived clock and create a higher clock rate. You can later set your Timed loop to use this new clock source and will sample your DI channel faster, acheiving better resolution. Be sure to note any limitations of your DI module, which can easily be found on the its product page.