From 12:00 AM CDT Sunday, October 17 - 11:30 AM CDT Sunday, October 17, ni.com will be undergoing system upgrades that may result in temporary service interruption.

We appreciate your patience as we improve our online experience.

LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

While loop with unwired stop button in FPGA?

Solved!
Go to solution

I have seen FPGA examples with a while loop where nothing is wired to the stop button. On a PC target this would throw an error. What does it mean?

0 Kudos
Message 1 of 3
(1,155 Views)
Solution
Accepted by topic author ToeCutter

I think you are talking about "Timed Loops" which are "Single Cycle Timed Loops" on FPGA.

 

As FPGA is meant to run as long as it is powered, a software "Stop" doesnt make much sense.

 

Norbert

Norbert
----------------------------------------------------------------------------------------------------
CEO: What exactly is stopping us from doing this?
Expert: Geometry
Marketing Manager: Just ignore it.
Message 2 of 3
(1,152 Views)

You are correct, Norbert, it is a timed loop. I am used to seeing single cycle timed loops with a 'TRUE' constant wired to the stop. Guess it is not necessary.

 

Thanks

0 Kudos
Message 3 of 3
(1,143 Views)