LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

Two different loop timing and each execution in FPGA

Solved!
Go to solution

Hi, LV experts!

 

 I wondered that two different loops in FPGA are possible to be implemented with each loop speed.

 

Ex)   SCTL and While Loop in a same FPGA VI

 SCTL = 1 tick    vs    while loop 43 ticks (loop execution)

 

Also,  Is it possible to transfer T/F signal from SCTL to while loop in a same FPGA VI via a local variable even though they have different loop execution speeds as above?

0 Kudos
Message 1 of 2
(2,872 Views)
Solution
Accepted by topic author catalysthw

Yes you can.  Instead of asking, you could have just tried it.  It would have been a lot faster for you.


GCentral
There are only two ways to tell somebody thanks: Kudos and Marked Solutions
Unofficial Forum Rules and Guidelines
"Not that we are sufficient in ourselves to claim anything as coming from us, but our sufficiency is from God" - 2 Corinthians 3:5
Message 2 of 2
(2,831 Views)