LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

RVDT simulation

 

The task is to build the following system:

 

INPUT: 3000 Hz sinusoidal syncrosignal of phase A.

OUTPUT: Two 3000 Hz sinusoidal signals with phase (А-а) и (А+а) respectively.

 

What would You suggest as a Hardware and Software solution?

 

Thanks.

0 Kudos
Message 1 of 13
(4,251 Views)

I have used NI LVDT modules with DVDT with great success.

 

They will condition the signal and output an analog value that maps to the DVDT postition.

 

Take care,

 

Ben

Retired Senior Automation Systems Architect with Data Science Automation LabVIEW Champion Knight of NI and Prepper LinkedIn Profile YouTube Channel
0 Kudos
Message 2 of 13
(4,246 Views)

Thanks, Ben.

 

And maybe You can scetch some more details for me.

Da would be nice.

 

Thank You.

0 Kudos
Message 3 of 13
(4,239 Views)

@TerraNova wrote:

Thanks, Ben.

 

And maybe You can scetch some more details for me.

Da would be nice.

 

Thank You.


One of the reasons I lean twoard NI stuff for LV apps is...

 

1) Call you rinside sales rep and tell them the platform you want to use and that you need ti interface with a RVDT.

 

2) Order nd wait for widget.

 

3) Call NI support and ask for example to use that widget.

 

Done.

 

"Gotchas" ?

 

If you numbers go down insted of up, swap the windings.

 

I hope that helps,

 

Ben

Retired Senior Automation Systems Architect with Data Science Automation LabVIEW Champion Knight of NI and Prepper LinkedIn Profile YouTube Channel
0 Kudos
Message 4 of 13
(4,237 Views)

Thanks, Ben.

0 Kudos
Message 5 of 13
(4,229 Views)

The question is still on.

 

How to simulate the system described in a very first post?

All those three signals should be syncronized.

 

Maybe FPGA and it's DACs?

 

Thank You in advance.

0 Kudos
Message 6 of 13
(4,226 Views)

yes RVDT simulation with FPGA and DACs.   RVDT work similar to LVDT in that the secondaries vary amplitude not phase relationship (in my experience).  resolvers change phase angle relative to excitation with rotation.  both can be implemented with FPGA using ADC and DACs.

Stu
Message 7 of 13
(4,215 Views)

Thank You, Stu.

 

0 Kudos
Message 8 of 13
(4,210 Views)

Thank You, Stu.

 

0 Kudos
Message 9 of 13
(4,210 Views)

correction, the resolver does not change phase angle but changes amplitude according to the angle of the resolver.  still can simulate both LVDT/RVDT and resolver.

simplest way (but not best SINAD) is to multiply excitation by simulation values to get secondary values for DAC outs.  this will be limited by acquisition rates (200 kHz or 750 kHz sample rates depending on model)

Stu
0 Kudos
Message 10 of 13
(4,194 Views)