LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

Pass data sequentially to FPGA from a file being read

Solved!
Go to solution

Dear all,

I am a new user of the Labview FPGA module, and I need your help. 

 

I have a huge file in my computer and I want to process it in my FPGA module. I have a VI to split into little files at first, but in order to pass it to my FPGA I don't know how. My idea is to create two blocks of memory in the FPGA module in order to have a Ping-pong structure, so while the second memory is being written the first memory has been read and the data is being processed.

The first problem is to pass this data to my blocks (is in text format and the FPGA does not accept it).

The second problem is that I do not know if wiring like it is done will work. Can you help me wiring it? I do not know if the data I should wire in the host to the read method will go directly to the data elements in the FPGA VI.

 

The memories created are of 64MB each one. I am working with FlexRio.

Thanks in advance.

King Regards,
Miguel.

Download All
0 Kudos
Message 1 of 4
(3,383 Views)
Solution
Accepted by topic author MiguelIrusta

What you want to do is create a DMA FIFO to send the data down to the FPGA.  Make the data type of the DMA a U8.  So on the host side, you just read your data from the file, use the String To Byte Array, and write to the DMA FIFO.  On the FPGA side, you just read the DMA FIFO inside of a FOR loop to make your array and then process it.  You might need to use another DMA FIFO to send the processed data back to the host computer.


GCentral
There are only two ways to tell somebody thanks: Kudos and Marked Solutions
Unofficial Forum Rules and Guidelines
"Not that we are sufficient in ourselves to claim anything as coming from us, but our sufficiency is from God" - 2 Corinthians 3:5
0 Kudos
Message 2 of 4
(3,377 Views)

Thank you for your quick response,

Putting the FIFO in the host side and doing what you told me I cannot wire the data to the writting method of the FIFO...The error tells me that one is type 1-D array of unsigned byte, and the other type of the sink is void. Am I doing well?

Thanks again.


Kind regards, 
Miguel.

0 Kudos
Message 3 of 4
(3,367 Views)

That sounds like you did not configure the DMA FIFO for the FPGA.


GCentral
There are only two ways to tell somebody thanks: Kudos and Marked Solutions
Unofficial Forum Rules and Guidelines
"Not that we are sufficient in ourselves to claim anything as coming from us, but our sufficiency is from God" - 2 Corinthians 3:5
0 Kudos
Message 4 of 4
(3,364 Views)