LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

How can I access PCIe FlexRIO with Integrated IO RTSI port?

Hello, I was using PCIe 57xx with PCIe 1477, both are PCIe FPGA devices.

 

I have managed to connect these devices together with RTSI Cable, but when I make a pair of simple FPGA code to read/write RTSI port, nothing seems to happen?

 

I don't know it is because I have failed writing or failed reading? Or is the problem come from PCIe 1477 or PCIe 5763? Anyone can give me some advice?

 

I really appreciate any help you can provide.

 

0 Kudos
Message 1 of 5
(926 Views)

You have definitely forgotten to attach your VI to your post! 

Rolf Kalbermatter
My Blog
0 Kudos
Message 2 of 5
(902 Views)

The RTSI reading/writing code is actually simple, I only put these IOs in SCTL and make R/W operation there.

 

I also had a photo of how these two cards connected, the connection seems right to me.

4e6728e148c57b76b1a31efef869d9e.jpg708a2ec0ab6d594698b9e127fbbc170.jpg

0 Kudos
Message 3 of 5
(885 Views)

Well, a photo is not a VI!!!!

 

I'm sorry but my eyesight isn't quite that of an eagle and my screen isn't 50" across and your camera angle is pretty bad too.

 

Rolf Kalbermatter
My Blog
0 Kudos
Message 4 of 5
(874 Views)

Never mind, I already know what's going on there, FPGA code alone is not enough to access RTSI port, I also need to access FlexRIO API v1 to routing source to RTSI in host VI.

0 Kudos
Message 5 of 5
(864 Views)