LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA level - Triggering AO when edge rises

Solved!
Go to solution

Hello.

 

I am testing my FPGA level code for controlling a powertrain.

In the attached figure, as you can see, I have a SPARK trigger loop which triggers an AO channel whenever rising edge is received.

However, one problem is that the current code is using raw digital input directly from the module (DIO 3).

 

I am using a filter VI (see the bottom half of the figure) to filter this raw DI data for controlling the fuel injection, and want to use this filtered signal for trigger the spark as well.

 

The FPGA IO Method Node is great for triggering but this only accepts raw data directly from the module.

Do you have any idea about how to use a filtered signal instead of raw one for the spark trigger loop I have? 

 

Thank you in advance!

0 Kudos
Message 1 of 2
(1,857 Views)
Solution
Accepted by topic author DongEun

I couldn't work it out from a quick look at the image, but if you can identify cases in the bottom loop which meet some criteria for triggering, you could use a FPGA register or global boolean to indicate to your top loop to start, then add a sequence frame to set the Boolean false again after/when you output the AO.


GCentral
0 Kudos
Message 2 of 2
(1,822 Views)