LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FIR compiler for begginers

Hi all!

i'm new to FPGA , and i have a VI (i did not program it) that uses the FIR Vi to fliter an array of waveforms. i'm trying to re-write that VI in FPGA
instead of an array of 9 diffrent waveforms i have 9 diffrent 1D arrays (Each elamnt in the arrays is FXP (24,7)) 
i tried to save the filter data from the original VI to a txt file, then to make it into a .coe file, and to use this file with the 7.1 FIR compiler 
all i get after i do all the neccery conversions (from FXP to array of BOL for each point of data) is a False array, like nothing have happend
some expermints have thought me that issue may lay with the ACLK input of the FIR compiler VI, but i have no clew what am i doing wrong?


Any help (or hint's. or relvent data sheets/manuals/white papers) would be helpful

 

thanks in advance Smiley Happy

 

0 Kudos
Message 1 of 9
(2,323 Views)

I was able to find some potentially relevant resources on FIR that might be helpful as you debug:

 

Working with LabVIEW Filtering VIs and the LabVIEW Digital Filter Design Toolkit VIs

http://www.ni.com/white-paper/4851/en/

 

FIR Filter VI

http://zone.ni.com/reference/en-XX/help/371361L-01/lvanls/firfilter/

 

Teaching FIR Filter Design Using the Digital Filter Design Toolkit (Windowing)

http://www.ni.com/white-paper/4240/en/

 

Getting Started with the NI LabVIEW Digital Filter Design Toolkit

https://www.ni.com/pdf/labview/us/final_dfd_tutorial.pdf

 

Good luck!

0 Kudos
Message 2 of 9
(2,229 Views)

An example VI with the FIR Compiler 7.x block in a SCTL, wired to IQ data would be sublime.

cc

0 Kudos
Message 3 of 9
(1,946 Views)

Hi,

 

I found such an example. It is in the High Throughput FPGA course though, exercise 5-1.

cc

0 Kudos
Message 4 of 9
(1,873 Views)

How you do it anyways? I can't understand where you aclk signal should be connected to

0 Kudos
Message 5 of 9
(1,264 Views)

Hi,

 

Are you talking about the Xilinx IP in LabVIEW, FIR Compiler 7.x block?

cc

0 Kudos
Message 6 of 9
(1,253 Views)

Yes, the Fir compiler 7.2 to be exact!!!

0 Kudos
Message 7 of 9
(1,245 Views)

I do not think the aclk signal needs to be connected.


Certified LabVIEW Architect, Certified Professional Instructor, LabVIEW FPGA expert
ALE Consultants
LabVIEW Programming (make LV more popular, read this)
0 Kudos
Message 8 of 9
(990 Views)

Hi,

it's been a while, but can someone post the exercise 5.1?

Thank you.

0 Kudos
Message 9 of 9
(115 Views)