LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

Could someone explain this FPGA i/o timing issue?

Solved!
Go to solution

@Effedipi wrote:

Hi Donovan,

but I have one question: in SCTL I cannot use delays

 

Francesco

 


If you know precisely how long a single clock cycle is, it's not hard to imagine how to implement delays.... Yes, it's not as "convenient" as just using a "Wait" primitive, but it's most certainly possible and will almost certainly be more reliable and accurate than using a normal while loop.

 

https://knowledge.ni.com/KnowledgeArticleDetails?id=kA00Z000000P8sWSAS&l=en-CH

0 Kudos
Message 11 of 12
(39 Views)

Thank you all for your help.. I have it clear now.

 

Francesco

0 Kudos
Message 12 of 12
(25 Views)