01-25-2019 02:19 AM - edited 01-25-2019 02:24 AM
Hello Community,
I'm involved into a project of a test stand for valves testing - solenoid proportional valves control will be needed.
We are going to use cRIO with AO modules and utilize FPGA target.
Leaving the hardware apart for now, I would like to design the software for applying and controlling dither parameters.
On which target (RT or FPGA) the dither should be added to the control signal?
Can you recommend any solution (design pattern, function, library) for applying dither to the valve control signal in cRIO?
If not - how should I start?
Thanks for Your time.
Darek
Solved! Go to Solution.
01-25-2019 02:58 AM
Hi Darius,
can you explain the term "dither"? What do you want to implement here?
Do you want to implement image processing algorithms when testing valves?
01-25-2019 03:35 AM
Hello GerdW,
Thank you for your interest!
Dither is a very unlucky name as it introduces confusion - in valves control it's a different thing than in audio/graphics processing.
In valves control it's a high-frequency low-amplitude AC signal superimposed on the DC control signal.
It's added to improve valve performance (reduce stiction, histeresis etc.).
Here is the definition:
https://people.mech.kuleuven.be/~farid/tribology/friction/comp/techniques/dither/dither.htm
We can assume that I need to add low amplituide sine/square wave (around 100 Hz) to my DC control signal.
Frequency and amplitude of the dither should be adjustable "on the fly" - cannot be fixed values.
My control DC signal will start from 0, afterwards ramp up to the desired level followed by ramp ramp down back to 0, the cycle will take few seconds.
I tend to generate the control signal on FPGA - but I'm open to Your ideas.
If more details needed - don't hesitate to ask.
Darek
01-25-2019 03:57 AM
Hi Darius,
I guess I would generate that sine signal in the FPGA: you need just 3 values to control that dither signal (enable, frequency, amplitude). The FPGA can easily add your DC value (from RT host) with the sine dither value…
01-25-2019 05:52 AM
GerdW,
Good to hear that the solution is pretty straightforward.
Any problems forseen with the approach as below?
I'm a cRIO beginner and the hardware is not available yet, so please forgive me my trivial questions
Best regards
Darek
01-25-2019 05:54 AM
01-28-2019 08:29 AM
Hello GerdW,
Thank you for the solution.
Appreciate your commitment and quick responses
If needed, I'll reopen the the topic once the hardware and dither specifications will be available.