LabVIEW FPGA Idea Exchange

Community Browser
About LabVIEW FPGA Idea Exchange

Have a LabVIEW FPGA Idea?

  1. Does your idea apply to LabVIEW in general? Get the best feedback by posting it on the original LabVIEW Idea Exchange.
  2. Browse by label or search in the LabVIEW FPGA Idea Exchange to see if your idea has previously been submitted. If your idea exists be sure to vote for the idea by giving it kudos to indicate your approval!
  3. If your idea has not been submitted click New Idea to submit a product idea to the LabVIEW FPGA Idea Exchange. Be sure to submit a separate post for each idea.
  4. Watch as the community gives your idea kudos and adds their input.
  5. As NI R&D considers the idea, they will change the idea status.
  6. Give kudos to other ideas that you would like to see in a future version of LabVIEW FPGA!
Top Kudoed Authors
User Kudos Count
Showing results for 
Search instead for 
Did you mean: 
Post an idea
0 Kudos

It would be nice if we could use the Atlys board with the FPGA module. As far as i see not alot FPGA boards are suported besides the RIO FPGA boards. (only spartan3e xup) Since these are outdated could drivers be developped for some low cost none NI board ? Preferably the Altys ?


0 Kudos

The "FPGA I/O Properties" that can be set for an I/O point under an FPGA target consist of just the name for the I/O point.

On the other hand, the "Shared Variable Properties" that can be set for a similar I/O point under a cRIO chassis are much more extensive and include a description field.

I'd like to see a similar description field included/available for the FPGA I/O points. As it is information that is maintained as part of the "project", the reduced functionality normally associated with an FPGA should not be an issue.


As long as I'm wishing, it would also be nice to be able to export/import names/descriptions/properties from something akin to the "Multiple Variable Editor" for both "FPGA I/O Properties" and "Shared Variable Properties" and if an I/O module is moved from the FPGA level to the cRIO level or vice versa, allow us to transfer or import the relevant properties from one level to the other.


0 Kudos

In my old post I was suggesting that the default data type should be changed to FXP (Default data type Fixed Point (FXP)). Since in LV2012 the Single Precision (SGL) is supported in FPGA, this should be the standard data type, not Double Precision (DBL).

0 Kudos

Dear All, 


I am attempting to write some FPGA code, for a cRIO 9074, to act as a data logger for 50 sensors that I am fitting to a small lifeboat. I hope to save all the data to the 9802 SD card module. From my understanding, it should be possible to take the sensor input signals into the FPGA chip, compile them into an interleaved data group and then output them straight on to the SD card from the FPGA. This means there is no RT controller required; making the system more reliable and quicker. Is this correct? Or is my knowledge wrong?


I have tried to look for some example of this on the web but I am struggling to find any which do NOT use a RT control. Can anyone point me in the direction of some examples?


Few extra details: Sampling frequency  = aiming for 10 KHz (will be reduce if system cannot handle it), Input modules include; 9236 strain gauges, 9234 accelerometers, 9205 analogue voltage inputs, anymore questions fire away. 


Thanks in advance!




0 Kudos


I am using sbRIO-9632 device but the status LED continuous  flashing after powering device without stoping.I need help please on solving this problem.


0 Kudos

Como puedo configurar FPGA en un compact-rio 9012  con módulos 9201, 9205 y 9264. Alguien me puede ayudar?

0 Kudos

DC to DC converter basics using Labview for VHDL to FPGA Control 


I am fairly a novice, that is why simplifications required, before I begin thanks for them who will response in advance


I am designing a DC to DC (Intermediate Bus Converter, a step down BUCK converter, of 24 v input and output 9 v and 5 amp current), By using FPGA controller, having limited knowledge, I need to program this using VHDL, for which I take LabVIEW, but as I am new so do not have any idea as what are the steps that I need to take for implementation, what function that FPGA does in this so that it can generate 24 v and what other mechanisms that have to control inside or outside FPGA that it can give the desired output voltage, if you have any idea about this then I would be glad to receive the steps that are necessary to complete this 

0 Kudos

Index Array FPGA documentation: Resources - This function consumes logic resources in proportion to the size of the array.

Unbundle by Name FPGA documentation: Resources - The Cluster & Class functions consume no logic resources on the FPGA because they are purely wiring operations.


Though this is not a major issue, it would decrease resource usage proportional to the size of array the user is dealing with if these behaved similarly.


0 Kudos

The IO Sample Method for the 9205 is very useful in that it can tell the card what channel to scan from two samples ahead, putting the appropriate sample into the pipeline to be read from. Without this method, if one wants to switch channels, the two samples currently in the pipeline will have to be discarded, adding conversion time. With the IO Sample Method, it allows users who know what future samples they want to request to keep up the maximum conversion rate.



0 Kudos

Cross Posted


I do a fair amount of Pipelining and it would be cool if I could Offset the Input Shift Register from the Output Shift Register.

The default would be to keep them aligned but a right - click would give me the option to offset the input or output Terminal. I think it would be bad form to allow crossing the terminals between multiple Shift Registers so the top Input terminal would correspond to the top Output terminal.Offset Shift registers.JPG


0 Kudos

The access to configure the cRIO modules can only be made within the LabVIEW's project window. It would be very nice if we could do it trough MAX (Measurement & Automation Explorer).

0 Kudos

I am looking for a way to transmit 9 bit Address array  17 bit Data Array in a Manchester Format. I am using a PCI-7813R  with SCB-68 Interface. I have breadboarded the push pull circuit to generate the +/-5V Signal. 



NI has to link to Manchester enable encoding.


2nd link mentioned about half bytes and update output state that I do not have an understanding of.


The Problem is since Labview does not work like a Hardware Clock. The Clock in my program does not transition a full period during the iteration. Thus the output is wrong.   I have tried Global variables without any success.


I am trying to duplicate the DOC-2824 picture of Manchester Enable Communication.



My Code  is attached.




Any assistance would be appreciated.