LabVIEW FPGA Idea Exchange

About LabVIEW FPGA Idea Exchange

Have a LabVIEW FPGA Idea?

  1. Does your idea apply to LabVIEW in general? Get the best feedback by posting it on the original LabVIEW Idea Exchange.
  2. Browse by label or search in the LabVIEW FPGA Idea Exchange to see if your idea has previously been submitted. If your idea exists be sure to vote for the idea by giving it kudos to indicate your approval!
  3. If your idea has not been submitted click New Idea to submit a product idea to the LabVIEW FPGA Idea Exchange. Be sure to submit a separate post for each idea.
  4. Watch as the community gives your idea kudos and adds their input.
  5. As NI R&D considers the idea, they will change the idea status.
  6. Give kudos to other ideas that you would like to see in a future version of LabVIEW FPGA!
Showing results for 
Search instead for 
Did you mean: 

Parallel loop support

Status: New

Parallel loops are supported by LabVIEW but not LabVIEW FPGA, this requires us to copy/paste the same blocks multiple times to make them run in parallel.  I would like to see the ability to use parallel loops on FPGA targets as FPGAs are very well suited to this style of programming and the current copy/paste parallelism hinders this.



Active Participant

This would be a big advantage to run reentrant subVIs parallel without copy the subVIs.


Parallelizable For Loop.jpg

Active Participant
This is the biggest pain with high channel SCTLs and fully support this! I tried to suggest it as loop unrolling but this description and syntax would make more sense
James Mc
CLA and cRIO Fanatic
My writings on LabVIEW Development are at

The most useful programming structure on FPGA is parallel execution. I do not understand why this pretty nice notation with "parallel for loops" is available on the host system but not on the FPGA. I have so many cases where the notation would perfectly fit but I have to write it all out and when changing the array size I have to go through all code. NI, you need to give a very good reason to refuse this structure on FPGA or are you just too lazy to implement it 😉 (or do you get payed by the miles of wires we are drawing on the vis?). 


programming languages are about how nicely you can express a code!




I would love this feature!


The best workaround I have at the moment is programming what I want in VHDL and then making an IP block to implement it in LabVIEW. But if I have already programmed up the maths in LabVIEW then I cannot use this work in the VHDL, I have to port the code to VHDL before building the IP.

CLA - Kudos is how we show our appreciation for comments that helped us!