I would suggest to implement the possibility to use at the same time multiple compile servers.
Imagine you have a project with many FPGA targets: it would be useful to send the FPGA vis to compilers working in paraller (a sort of Compiler Farm....).
Cheers,
Marco